

# **Get the Most out of Your Waveforms**

## **From Non-functional Analysis to Functional Debug via Programs on Waveforms**



Daniel Große, Lucas Klemmer

Institute for Complex Systems (ICS)

Web: [jku.at/ics](http://jku.at/ics) [wal-lang.org](http://wal-lang.org)

Email: [daniel.grosse@jku.at](mailto:daniel.grosse@jku.at), [luca.klemmer@jku.at](mailto:luca.klemmer@jku.at)




Why?


# Get the Most out of Your Waveforms




# Design Flow



# Design Flow





# Design Flow




## Waveforms

- HW block is alive
- HW shows expected behavior
- Communication works
- Assembler instructions run
- Performance as expected
- ...

# Design Flow



*It's just too much data!*




## Waveforms

- HW block is alive
- HW shows expected behavior
- Communication works
- Assembler instructions run
- Performance as expected
- ...

# ... Waveforms

- Waveforms are great!
- A central data format for HW development
  - Produced by simulators, formal tools, FPGAs, ...
- They contain incredible amounts of information
  - performance, correctness, data/control flow, optimization, ...
- However ...
  - 100% manual process
  - Tedious and slow navigation
  - Only small slice of data visible at once
  - Only for “simple” signal relations
  - Analysis not automated



# WAL: Waveform Analysis Language

- WAL is *Domain Specific Language* (DSL) to express HW analysis problems
- Specialized language constructs for HW domain:
  - Waveform signals
  - Time
  - Hierarchy (modules, submodules)
  - Signal relations (bus interfaces)
- Not just true/false expressions, much more than SVA, PSL, ...
- Full capabilities of scripting languages (functions, external libraries, ...)
- Implemented in Python
  - Access to a billion Python packages!



# How to Read WAL Expressions



- This is a **number**
  - 5
- These are also numbers
  - 0xff, 0b1101
- This is a **symbol**
  - my\_var
- And these are also symbols
  - RD-START, top.core1.run
- This is a **string**
  - “hello, FDL!”



- The same in Python
  - 5
  - 0xff, 0b1101
  - my\_var
  - RD-START, top.core1.run?
  - “hello, FDL!”

# How to Read WAL Expressions (2)




- This is a **list**
  - `(5 1 abc)`
- If the first element is a function name  
the list is a function application
  - `(+ 1 2)`
  - `(+ 1 2 3 ...)`
  - `(print "hello")`
  - `(print "Sum: " (+ 1 2))`
  - `1 + 2`
  - `1 + 2 + 3 + . + ..`
  - `print("hello")`
  - `print("Sum: ", 1 + 2)`




# Arithmetic and Logic Operators

- Arithmetic Operators
  - `+ - * /`
  - `(+ 1 2) => 3`
  - `(+ 1 (- 4 2)) => 3`
- Logic Operators
  - `!, &&, ||, =, !=, >, <, >=, <=`
  - `(&& #t #t) => #t`
  - `(! (&& #t #t)) => #f`
  - `(> 5 4) => #t`

# Hands-On



# Hands-On: FDL Tutorial Website



Visit: Oh no, this link was only available to people at FDL ☹

- Left side
  - Linux environment
  - Nano, vim
  - Everybody has their own instance
  - Deleted when page is closed
- Right side
  - The Tutorial slides

# Hands-On: The WAL Shell

```
user@e25a:~$ wal -l fdl.vcd
>-> 1
1
>-> (+ 1 2)
3
>-> (= 1 2)
#f
```


## To follow this tutorial:

1. Install wal ([wal-lang.org](http://wal-lang.org))
2. Download fdl.vcd ([wal-lang.org/static/fdl.vcd](http://wal-lang.org/static/fdl.vcd))

## To start WAL with example trace type:

```
„$ wal -l fdl.vcd“
```

# Hands-On: Surfer Waveform Viewer



Visit:

Oh no, this link was only available to people at FDL 😞

- Loads fdl trace automatically
- Select signals to show them
- OR press <SPACE>
  - add\_signal ...
  - add\_scope ...

Check out Surfer at:  
<https://surfer-project.org/>

# Reading Signal Values



- This is a signal access!

```
(define a 5)  
(print (+ a b))
```



- What does this do?

```
a = 5  
print(a + b)
```

- **Free variables are signals in waveforms**
- Value depending on:
  - Loaded waveform
  - Time index in the waveform


```
Traceback (most recent call last):  
  File "error.py", line 2, in <module>  
    print(a + b)  
NameError: name 'b' is not defined
```

Ouch!

# Reading Signal Values (Example)


- We have a simple counter
- **index = 0**, after waveform is loaded
- Read a signal by typing it's name
- Move the index with **(step)**

0: >-> clk ⇒ 1  
>-> (step 1)  
  
1: >-> clk ⇒ 0  
>-> (step 5)  
  
6: >-> clk ⇒ 1  
>-> counter ⇒ 2



# Hands-On: Reading Signal Values

```
>-> clk  
1  
>-> (step 1)  
#t  
>-> INDEX  
1  
>-> clk  
0  
>-> (step 5)  
#t  
>-> counter  
2
```




# Relative Evaluation

- Index can be locally modified with `expr@offset` syntax
  - evaluated at INDEX + 1: `signal@1`
  - Signal value change: `( != signal signal@1)`
  - @ can be applied to every expression (not just signals)
  - Is `x` larger than 5 two indices ahead?: `(> x 5)@2`

# Hands-On: Relative Evaluation

```
>-> counter  
2  
>-> counter@-1  
1  
>-> counter@2  
3  
>-> (= counter 4)@2  
#f
```



# Variables

- Define a new variable using `define`
  - `(define x 5)`
- Change variables using `set`
  - `(set [x 22])`
- Create local bindings using `let`
  - `(let ([x 10]) x)`
  - `(let ([x 10] [y 20]) (+ x y))`


# Hands-On: Variables

```
>-> (define x 5)
5
>-> x
5
>-> (+ x 1)
6
>-> (set [x "FDL"])
"FDL"
>-> x
"FDL"
>-> (+ x 1)
"FDL1"
```

# Special Functions

- Signal events
  - `(rising x) => (&& (= x 1) (= x@-1 0))`
  - `(falling x) => (&& (= x 0) (= x@-1 1))`
  - `(stable x) => (= x x@-1)`
- Step over waveform and evaluate body whenever condition is true
  - Starts at the current `INDEX`
  - `(whenever condition body+)`
- Find all indices at which condition is true
  - `(find condition)`
- Count how often condition is true
  - `(count condition)`
- Step forward until condition is true
  - `(step-until condition)`

# Hands-On: Whenever



```
>-> (whenever clk (print INDEX " " counter))
```


```
6 2
```

```
8 3
```

```
10 4
```

```
...
```

# Hands-On: Find, Count




```
>-> (find (= counter 2))  
(6 7 38 39 70 71)  
>-> (count (= counter 2))  
6
```

# Example: Average Delay

- Calculate average delay on handshaking bus
- Two states:
  - Waiting: `(&& req (! ack))`
  - Sending: `(&& req ack)`
- Count states
- Result =  $|{\text{waiting}}| / |{\text{sending}}|$

*(whenever clk  
... always evaluated when clk = 1 ...)*



# Example: Average Delay (1)

- Calculate average delay on handshaking bus


- Two states:

- Waiting: `(&& req (! ack))`
- Sending: `(&& req ack)`

- Count states

- Result =  $|waiting| / |sending|$

```
(define wait 0)
(define packets 0)
(whenever (rising clk)
  (when (&& req (! ack)) (inc wait))
  (when (&& req ack) (inc packets)))
  (print (/ wait packets)))
```



$$(3+2+1+2) / 4 = 8/4 = 2$$


# Groups

- HW designs ideal for writing generic code!
  - Handshaking is common
  - Standardized interfaces (AXI, AHB, Wishbone, SPI, ...)
- For example, two instances of the handshaking bus
- Write expressions only using the shared suffix of the name
- Expand #suffix to full name
  - #req => either **comp1.req** or **comp2.req**

- **clk**
- **comp1.req**
- **comp1.ack**
- **comp2.req**
- **comp2.ack**



- **comp1.**
- **comp2.**



# Hands-On: Groups

```
>-> SIGNALS
(... "comp1.clk" "comp1.ready" "comp1.valid"
  "comp2.clk" "comp2.ready" "comp2.valid")
>-> (groups clk ready valid)
("comp1." "comp2.")
>-> (groups clk)
("") "comp1." "comp2.")
```


# Example: Average Delay (2)

- Wrap analysis in `in-groups` function
- Expression evaluated in each group
- #signal expanded to full name

(groups req ack)  $\Rightarrow$  (comp1. comp2.)

```
(define wait 0)
(define packets 0)
(in-groups (groups req ack)
  (whenever (rising clk)
    (when (&& #req (! #ack)) (inc wait))
    (when (&& #req #ack) (inc packets)))))

(print (/ wait packets))
```



$$((3+2+1+2) + (4+2+1)) / 7 = (8 + 7) / 7 = 15/7 \approx 2.1$$

# Other WAL Features

- Data Structures
  - Lists:
    - `(first list)`, `(second list)`, `(rest list)`, ...
    - `list[i]`, `list[h:l]`
    - `fold`, `map`, `for` , ...
  - Hashmaps:
    - `(geta symbol key1 key2 ...)`
    - `(seta symbol key1 key2 ... data)`
- Extracting bits from signals
  - `signal[i]`, `signal[h:l]`
- WAL as a compilation target from other languages

# Python in the WAL World

- WAL can call Python functions
- You can use all your beloved packages



```
(import riscv)  
  
(call riscv.decode instruction)
```



```
from riscvmodel import code  
from riscvmodel.variant import Variant  
  
variant = Variant('RV32G')  
  
def decode(instr):  
    try:  
        return str(code.decode(instr, variant))  
    except Exception:  
        return 'Invalid: ' + str(instr)
```

# WAL in the Python World

- Python can run WAL



```
>>> from wal.core import Wal
>>> w = Wal()
>>> w.eval('(print "Hello!")')
Hello!
```

# Applications: Pipeline Explorer

Time	fetch	decode	execute	memory	writeback
23	sw x7, 84(x3)	sub x7, x7, x2	add x7, x4, x5	slt x4, x7, x2	-
24	lw x2, 96(x0)	sw x7, 84(x3)	sub x7, x7, x2	add x7, x4, x5	slt x4, x7, x2
25	add x9, x2, x5	lw x2, 96(x0)	sw x7, 84(x3)	sub x7, x7, x2	add x7, x4, x5
26	jal x3, .+8	add x9, x2, x5	lw x2, 96(x0)	sw x7, 84(x3)	sub x7, x7, x2
27	jal x3, .+8	add x9, x2, x5	-	lw x2, 96(x0)	sw x7, 84(x3)
28	addi x2, x0, 1	jal x3, .+8	add x9, x2, x5	-	lw x2, 96(x0)
29	add x2, x2, x9	addi x2, x0, 1	jal x3, .+8	add x9, x2, x5	-
30	add x2, x2, x9	pc: 108 rd: 2 rs1: 0 rs2: 1 flush: 1 stall: 0 value: 1048851 state: flush	-	jal x3, .+8	add x9, x2, x5
31	sw x2, 32(x3)	-	-	-	jal x3, .+8
Enter Command					

(require pipeline)

(stage fetch  
 (value tb.dut.dp.instrf@1)  
 (stall tb.dut.dp.stallf)  
 (log stallf tb.dut.dp.stallf)  
 (log pc tb.dut.dp.pcf))

(stage decode  
 (update (! tb.dut.dp.stalld))  
 (stall tb.dut.dp.stalld)  
 (flush tb.dut.dp.flushd))

(log pc fetch-pc@-1)  
 (log rd tb.dut.dp.rdd)  
 (log rs1 tb.dut.dp.rs1d)  
 (log rs2 tb.dut.dp.rs2d))

(stage execute  
 (update (! tb.dut.dp.flushe))  
 (flush tb.dut.dp.flushe)  
 (log pc decode-pc@-1))

(stage memory)

(stage writeback)

# Applications: Processor Analysis

Core	Configuration	IPC	Stalled Cycles
SERV	Servant	0.02	Not pipelined
PicoRv32	Default	0.24	Not pipelined
VexRiscv	MicroNoCsr	0.33	63%
VexRiscv	Smallest	0.33	66%
VexRiscv	SmallAndProductive	0.42	54%
VexRiscv	SmallAndProductiveICache	0.47	51%
VexRiscv	TwoThreeStage	0.47	48%
VexRiscv	Secure	0.57	42%
VexRiscv	Linux	0.59	38%
VexRiscv	Full	0.57	35%
VexRiscv	FullNoMmuMaxPerf	0.63	33%
IBEX	Default	0.63	48%
IBEX	Icache	0.89	19%
TGC	3-Stage	0.61	64%
TGC	4-Stage v1	0.72	49%
TGC	4-Stage v2	0.70	45%
TGC	4-Stage v3	0.70	44%
TGC	4-Stage v4	0.68	43%
TGC	5-Stage	0.78	40%

# Applications: SVA -> WAL Compiler

The screenshot shows a software interface for a SVA-to-WAL compiler. The top menu bar includes 'File' and 'Run'. Below the menu is a table with three rows: 'Trace' (examples/ics-sc/ics-sc.fst), 'Time' (TS=MAX-INDEX), and 'Indices' (MAX-INDEX). The main area is divided into several panes:

- SVA:** Displays the SystemVerilog Assertions (SVA) code. It includes defines for various opcodes like OP\_LUI, OP\_AUIPC, etc., and assertions for memory and register behaviors.
- Callbacks:** A tab showing callback logic for the testbench.
- Design Hierarchy:** A tree view of the design components:
  - standard
  - textio
  - std\_logic\_1164
  - numeric\_std\_unsigned
  - numeric\_std
  - env
  - std\_logic\_textio
  - testbench
    - dataadr
    - reset
    - memwrite
    - writedata
    - clk
  - testbench.dut
    - writedata
    - reset
    - memwrite
    - instr
    - clk
    - dataadr
    - memsel
    - pc
    - readdata
  - testbench.dut.rvsingle
    - signexten
    - regwrite
    - aluresult
    - writedata
    - memselint
    - memsel
    - pc
    - readdata
    - alucontrol
    - reset
    - clk
    - alusr
    - immsrc
    - less
    - zero
- Verification Results:** A pane listing verification results for specific registers:
  - reg\_10\_update\_on\_write
  - reg\_4\_update\_on\_write
  - reg\_1\_update\_on\_write
    - Fails at 8600000000 > 8610000000
    - reg\_7\_update\_on\_write
    - reg\_2\_no\_change\_on\_other\_write
    - reg\_8\_no\_change\_on\_other\_write
    - reg\_5\_no\_change\_on\_other\_write
    - reg\_10\_no\_change\_on\_other\_write
    - reg\_6\_update\_on\_write
    - reg\_3\_update\_on\_write
    - reg\_7\_no\_change\_on\_other\_write
    - reg\_9\_update\_on\_write
    - reg\_1\_no\_change\_on\_other\_write
    - reg\_4\_no\_change\_on\_other\_write
    - reg\_11\_update\_on\_write
    - reg\_3\_no\_change\_on\_other\_write
    - reg\_8\_update\_on\_write
  - reg\_13\_update\_on\_write
    - Fails at 8610000000 > 8620000000
    - reg\_6\_no\_change\_on\_other\_write
    - reg\_2\_update\_on\_write
    - reg\_9\_no\_change\_on\_other\_write
    - reg\_5\_update\_on\_write
  - reg\_14\_update\_on\_write
    - Fails at 470000000 > 480000000
    - reg\_11\_no\_change\_on\_other\_write
    - reg\_16\_update\_on\_write
    - reg\_14\_no\_change\_on\_other\_write
    - reg\_17\_no\_change\_on\_other\_write
    - reg\_19\_update\_on\_write
    - reg\_20\_no\_change\_on\_other\_write
    - reg\_13\_no\_change\_on\_other\_write
    - reg\_14\_update\_on\_write
    - Fails at 480000000 > 490000000
    - reg\_12\_update\_on\_write
    - reg\_18\_update\_on\_write
    - reg\_16\_no\_change\_on\_other\_write
    - reg\_15\_update\_on\_write
    - reg\_19\_no\_change\_on\_other\_write
    - reg\_21\_update\_on\_write
    - reg\_22\_update\_on\_write
    - reg\_17\_update\_on\_write
    - reg\_12\_no\_change\_on\_other\_write
    - reg\_18\_no\_change\_on\_other\_write
    - reg\_15\_no\_change\_on\_other\_write
    - reg\_20\_update\_on\_write
    - reg\_21\_no\_change\_on\_other\_write
    - reg\_22\_no\_change\_on\_other\_write
    - reg\_28\_update\_on\_write
    - reg\_23\_no\_change\_on\_other\_write
    - reg\_29\_no\_change\_on\_other\_write
    - reg\_25\_update\_on\_write
    - reg\_26\_no\_change\_on\_other\_write
    - reg\_31\_update\_on\_write
    - reg\_23\_update\_on\_write
    - reg\_30\_update\_on\_write
    - reg\_24\_update\_on\_write
    - reg\_27\_update\_on\_write
    - reg\_28\_no\_change\_on\_other\_write
    - reg\_25\_no\_change\_on\_other\_write
    - reg\_31\_no\_change\_on\_other\_write
    - reg\_27\_no\_change\_on\_other\_write
    - reg\_29\_update\_on\_write
    - reg\_26\_update\_on\_write

# Conclusion

- WAL enables programmable waveform analysis
  - Data aggregation
  - Data visualization
  - Complex queries
- WAL availability
  - GitHub: <https://github.com/ics-jku/wal>
  - Documentation: <https://wal-lang.org>
  - Support: [support@wal-lang.org](mailto:support@wal-lang.org)

# **Get the Most out of Your Waveforms**

## **From Non-functional Analysis to Functional Debug via Programs on Waveforms**



Daniel Große, Lucas Klemmer

Institute for Complex Systems (ICS)

Web: [jku.at/ics](http://jku.at/ics) [wal-lang.org](http://wal-lang.org)

Email: [daniel.grosse@jku.at](mailto:daniel.grosse@jku.at), [luca.klemmer@jku.at](mailto:luca.klemmer@jku.at)

# Papers

- Lucas Klemmer and Daniel Große. WAL: a novel waveform analysis language for advanced design understanding and debugging. In *ASP-DAC*, pages 358-364, 2022. [https://ics.jku.at/files/2022ASPDAC\\_WAL.pdf](https://ics.jku.at/files/2022ASPDAC_WAL.pdf)
- Lucas Klemmer and Daniel Große. Waveform-based performance analysis of RISC-V processors: late breaking results. In *DAC*, pages 1404-1405, 2022. [https://ics.jku.at/files/2022DAC\\_LBR-Waveform-based-Performance-Analysis-for-RISC-V.pdf](https://ics.jku.at/files/2022DAC_LBR-Waveform-based-Performance-Analysis-for-RISC-V.pdf)
- Lucas Klemmer, Eyck Jentzsch, and Daniel Große. Programmable analysis of RISC-V processor simulations using WAL. In *DVCon Europe*, 2022. [https://ics.jku.at/files/2022DVCon\\_Programmable\\_Analysis\\_of\\_RISC-V\\_Processor\\_Simulations\\_using\\_WAL.pdf](https://ics.jku.at/files/2022DVCon_Programmable_Analysis_of_RISC-V_Processor_Simulations_using_WAL.pdf)
- Lucas Klemmer and Daniel Große. A DSL for visualizing pipelines: A RISC-V case study. In *RISC-V Summit Europe*, 2023. [https://ics.jku.at/files/2023RISCVSummit\\_DSLforVisualizingPipelines.pdf](https://ics.jku.at/files/2023RISCVSummit_DSLforVisualizingPipelines.pdf)
- Frans Skarman, Lucas Klemmer, Oscar Gustafsson, and Daniel Große. Enhancing compiler-driven HDL design with automatic waveform analysis. In *FDL*, 2023. [https://ics.jku.at/files/2023FDL\\_Enhancing-Compiler-Driven-HDL-Design-with-WAL.pdf](https://ics.jku.at/files/2023FDL_Enhancing-Compiler-Driven-HDL-Design-with-WAL.pdf)
- Lucas Klemmer and Daniel Große. Towards a highly interactive design-debug-verification cycle. In *ASP-DAC*, 2024.